


VERIFICATION OF TRANSLATION

I, Tetsu Yoshida, of Posz Law Group, PLC at 12040 South Lakes Drive, Suite 101, Reston, VA, 20191, do hereby state that I am competent in both Japanese and English, and that the attached document labeled Exhibit B is a true and accurate translation of the also attached document labeled Exhibit A to the best of my knowledge and belief.

Dated this 29th day of May, 2007

Signature:



Tetsu Yoshida

Exhibit B

DENSO

PAGE 1

To

TOYOTA MOTOR Co.

Second Electronic Technical Dept., 22nd e-room, Mr. Kondo T

Second Electronic Technical Dept., 22nd e-room, Mr. Mori T

Fourth Electronic Technical Dept., 41st e-room, Mr. Aoki T

AISHIN SEIKI Co.

Electronic Technical Dept., 1st e-group, Mr. Takeuchi

Element Tech-Development Dept., 2nd element development group, Mr. Goto

Braking System Development Dept., 2nd system group, Mr. Sakata T

IC of Unified Peripheral Devices for Standardized CPU

Development Specification

ABS-00-087

#4

DENSO Co. Safety Driving Technology, 4th Dept.		Approved		
		Reviewed		
		Drafted		
DATE of Issue JUN. 13. 2001	Safety & Chassis Systems Eng. Dept. 4	No. ABS-00-087	1/	

PAGE 2

Revisal Record

Marks	Date	Contents of Revisal
	2000/10/25	New Issue
#1	2000/11/21	Revisal of serial communication data bit table. Unite and disuse of flag portions in accordance with the revisal. (P.30, 35, 36, 36-2, 39, 40, 41, 42) Solenoid drive power monitoring logic (P.42) - disuse of leak monitor prohibit latch function during a ref. signal "fly-back"
#2	2000/12/13	P.7: Add note 1, add fVC5NG condition P.8: Add note 1, add fVC3NG condition P.9: Add fVSNNG condition P.13: Add details of input abnormal signal detection motions of a wheel rotation P.14-P.15: Add wheel rotation pulse check scheme plan P.16-P.20, P.22-P.24: Clarify I/F circuit inside IC for an application example P.18: Revise a typographical error in the title P.21: Add details of abnormal detection motion of oil

Exhibit B

		sensor with self-check function P.25-P.30, P.35: Revised table for true/false function value P.33: Add performance outline wave pattern, add Note1 P.34: Revised performance outline wave pattern P.36: Revised performance outline wave pattern, add Note P.37: Add output frequency Q1 regulation P.39-P.42: Assign serial communication bits, change schedule (improve flexibility of software structure) P.43: Add communication scheme (plan) P.44-P.46: Monitor communication condition, add detailed explanation of communication condition monitoring P.51, Revise and add notes 1, 3
#3	2001/1/30	P.32: Add inside signal content explanation P.40: Revise data ID error, CPU -> IC , in communication schedule (two parts) P.41-P49: Divide a page of input/output data table P.42: Revise data ID errors (two portions) P.52: Note 3, add a bit replacement detail explanation Hereinafter, renumber page numerals
#4	2001/6/14	P17: 3 Threshold level VITHD1 of threshold input buffer, VITHD1 revised (correspondence with difficulty of changing chassis side FSW constant) P20: Revise open monitoring threshold level VIHANI of analog input buffer (correspondence to adjust a pressure sensor mode with a self-check function) P27, 41, 59: WTIR LED driver "active THIELA" logic -> change to "passive THIELA" logic However, possible to switch by a mask option (correspondence to a modification of system mode) P28, P29: Revise true/false function value table P40, 47, 48: Define serial communication data logic (the date being not in use), eliminate reference info. of active sensor P51, 52, 53: Revise typographical errors P60: Add a package outer shape P61: Change into a terminal arrangement final certified version

Exhibit B

DATE of Issue JUN. 13. 2001	Safety & Chassis Systems Eng. Dept. 4	No. ABS-00-087	2/
--------------------------------	--	----------------	----

3. Electronic Character / Thermal Character

PAGE 3

[4] Wheel Velocity Input Circuit

(1) Wave Pattern Shaping Circuit


 $V_{OC}=4V \sim VC5NGH, T_j=-40 \sim 150^{\circ}C$ unless particular instructions

Items	Marks	conditions	Min	Typ	Max	Unit
Input bias currency	ISIN@	VSIN=0.7 to 1.5V	-70	-50	-30	μA
Inside-resistance for a filter circuit	rSFL@		6	15	27	k Ω
	rSREF@		60	100	150	k Ω
Input clamp voltage	VCHSIN@	ISIN=5mA, SREF=1V	2.67	2.9	3.3	V
	VCCLSIN@	ISIN=5mA, SREF=1V	-1.0	-0.7	-0.4	V
	VCHSFL1@	ISIN=5mA, SREF=1V	1.6	1.8	2.1	V
	VCHSFL2@	ISIN=5mA, SREF=2V	2.0	2.3	2.7	V
	VCCLSFL@	ISIN=5mA, SREF=1V	0.2	0.4	0.6	V
Input sensitivity	VSEN1@	fIN=20Hz at test circuit	100	135	146	mVpp
	VSEN2@	fIN=60Hz at test circuit	106	143	158	mVpp
	VSEN3@	fIN=500Hz at test circuit	335	500	620	mVpp
	VSEN4@	fIN=1kHz at test circuit	645	980	1210	mVpp
	VSEN5@	fIN=2kHz at test circuit	1275	1945	2410	mVpp


@=0,1,2,3

Exhibit B

Application circuit (example)



Test circuit



DATE of Issue OCT.25. 2000	Safety & Chassis Systems Eng. Dept. 4	No. ABS-00-087	11/
-------------------------------	--	----------------	-----

PAGE 4

3. Electronic Character / Thermal Character

[4] Wheel Velocity Input Circuit

(2) Disconnection Monitoring Circuit, Capacitor Leak Check Circuit


 $V_{oc}=4V$ -VC5NGH, $T_j=-40\sim150^{\circ}C$ unless particular instructions

Items	Marks	conditions	Min	Typ	Max	Unit
Disconnection Monitoring Voltage	VOP@		1.6	1.8	2.1	V
Disconnection Monitoring Period	ISOF@		-	53	160	ms
Disconnection Monitoring Resistance	rSOP		1.3	16	52	kΩ
Clamp Voltage in a leak checking	VCSF@	ISIN=5mA to 5mA	2.3	2.55	2.7	V
Leak Monitoring Resistance	rLKCSFL		7	18	60	kΩ
	rLKCSREF		100	240	370	kΩ
Leak Monitoring	tCSF@	CSFL@=33nF CREF@0.33μF	-	40	160	ms

Exhibit B

Period								
	@=0,1,2,3							

Logic



(3) Wave Pattern Shaping Output Circuit, Checking Output Circuit						
Vcc=4V~VCNGH, Tj=-40~150 °C unless particular instructions						
Items	Marks	conditions	Min	Typ	Max	Unit
H Level Output Voltage	VOHSOUT@ VOHSOUTC	IO=1mA	VCC -0.5	-	-	V
L Level Output Voltage	VOLSOUT@ VOLSOUTC	IO=1mA	-	-	0.3	V

@=0,1,2,3

Check Output (SOUTC) Option Table

fSOCH	fSOCL	Output Channel
0	0	SOUT0
0	1	SOUT1
1	0	SOUT2
1	1	SOUT3

Output Status in a capacitor leak
checking period

Output Channel	Output Status
SOUT0	H
SOUT1	L
SOUT2	H
SOUT3	L

DATE of Issue OCT.25. 2000	Safety & Chassis Systems Eng. Dept. 4	No. ABS-00-087	12/
-------------------------------	--	----------------	-----

PAGE 5


[Wheel Velocity Input Malfunction Detection Process in details]
Detection of wheel velocity sensor disconnection

In case that a wheel velocity sensor is disconnected, a voltage raises by inside bias. In case that the wheel velocity sensor passes a threshold of a monitored disconnection, a flag (SF@) is set, then sent to CPU.

Capacitor Leakage Check

Exhibit B

In order to monitor a leakage of a capacitor used as a filter, a check requirement signal is received from CPU. Then, a certain voltage, which is more than disconnection monitored voltage, is applied in order to check whether there is a capacitor leakage or not.



Items		Min	Typ	Max
Disconnection Monitoring Resistance		1.3kΩ	16kΩ	52kΩ
Disconnection Monitoring Period			53ms	160ms
Disconnection Monitoring Period	SFL@side	7kΩ	18kΩ	60kΩ
	SREF@side	100kΩ	240kΩ	370kΩ
Leak Monitoring Period		-	40ms	160ms

*1 Disconnection and leak monitoring periods are greatly affected by internal resistance (100kΩ) and external capacitance (0.33μF). Therefore, it is possible to reduce a maximum monitoring period by using a high precision external capacitor.

*2 Disconnection Monitoring Period is defined as a period from a disconnection of input of SIN@ until a set of fSF@. Similarly, leak monitoring period is defined as a period from a set of fCKC@ until a set of fSF@. Accordingly, there is a certain delay for CPU, the delay which is derived from a communication schedule.

Check of interference of wave pattern shaping output

Detect interference between pins by stabilizing a status of each wave pattern shaping output while the above capacitance leakage check is activated.

Output Status during a capacitor leakage check

Output Channel	SOUT0 (fCKC0=1)	SOUT1 (fCKC1=1)	SOUT2 (fCKC2=1)	SOUT3 (fCKC3=1)
Output Status	H	L	H	L

Output for input capture check

Output a wheel rotation output from SOUTC which is selected by output channel selection signal that comes from CPU




Exhibit B


fSOCH	fSOCL	
0	0	SOUT0
0	1	SOUT1
1	0	SOUT2
1	1	SOUT3

* IC also returns ISOCH and ISOCL. CPU receives that the output channel has been switched.

DATE of Issue DEC. 13, 2000	Safety & Chassis Systems Eng. Dept. 4	No. ABS-00-087	13/
--------------------------------	--	----------------	-----

Wheel Velocity Pulse Check Scheme (plan)

PAGE 6



DATE of Issue DEC. 13, 2000	Safety & Chassis Systems Eng. Dept. 4	No. ABB-00-087	14/
--------------------------------	--	----------------	-----

Exhibit B

(a flow chart on the left, top)
Software Process Images (plan)

PAGE 7




Exhibit B

(a flow chart on the right, top)





Exhibit B

(a second chart on the left)



Malfunction Judgment: A case is defined a malfunction where (1), (2), (3) all meet

- (1) Malfunction Judgment Counter M > 1
- (2) Malfunction Judgment Counter S > 3
- (3) | Malfunction Judgment Counter M + Normal Judgment Counter M – Malfunction Judgment Counter S – Normal Judgment Counter S | > 3

Normal Judgment: A case is defined a normal where (1) and (2) both meet

- (1) Normal Judgment Counter M>1
- (2) Normal Judgment Counter S>1

DATE of Issue DEC. 13, 2000	Safety & Chassis Systems Eng. Dept. 4	No. ABS-00-087	15/
--------------------------------	--	----------------	-----

(1) DENSO CORPORATION
Nishi-Satohara, Nagaoka City, Niigata, Japan

ADDRESSEE

自動車部 トヨタ モーター(株)
子技術部 2 2 電子室 新東工 務
子技術部 2 2 電子室 新工 務
子技術部 4 1 電子室 青木工 務
精機部 AISHIN SEIKI (Co.)
系技術部 第一電子G 竹内 勉
技術開発部 第二要素開発G 技術 稔
一キシシステム開発室 システム第2 G 坂田T 勉
IC OFF UNFIZED
PERIPHERAL DEVICES
FOR STANDARDIZED CPU

開発仕様書 ← DEVELOPMENT
#4 SPECIFICATION
標準化ECU用周辺機能統合IC

次料

(2) DENSO CORPORATION
Nishi-Satohara, Nagaoka City, Niigata, Japan

文書履歴

文書番号	日付	内容
#1	2006/10/25	新規実行
#1	2006/11/21	シリアル通信チービットペブル見直し。それに伴いフラグ追加。 (P.30, 35, 36, 38, 39, 40, 41, 42)
#1	2006/11/21	フレームアドモニタロジック (P.42) -参照出力フロー/ACK中のリードモニタ処理を削除。
#2	2006/11/23	P.7: 注記1 追加、MCN93条件追加 P.8: 注記1 追加、MCN93条件追加 P.9: MCN93条件追加 P.10: 新規追入力変更検出部修正実装 P.11: 自己診断結果修正セレクタノード学習出力修正実装 P.12: 自己診断結果修正セレクタノード学習出力修正実装 P.13: 新規追入力変更検出部修正実装 P.14~P.15: 単純算/エヌチャウク中のリードモニタ処理を削除。 P.16~P.20, P.22~P.24: アプリケーション部のMCN93条件追加 P.18: 矢印修正 P.21: 自己診断結果修正セレクタノード学習出力修正実装 P.25~P.30: 新規追入力変更検出部修正実装 P.33: 連作検出部修正、注記1 追加 P.34: 新規追入力変更検出部修正 P.35: 新規追入力変更検出部修正 P.37: 出力用実装CPU選択実装 P.39~P.42: シリアル通信APIサイン、ハッシュキー登録 (ソフトウェア版のフレキシビリティ向上) P.40: 並列通信実装 P.41~P.46: 並列通信実装、並行データ実装の新規実装実装 P.51: 生産引当率実装 P.52: 内部目標実装 P.53: 内部スケジュールCPU-HCのデータ初期化訂正 (2ヶ所) P.54~P.58: 並行データ実装、並行データ実装 P.59: データ初期化実装 (2ヶ所) P.60: 注記3: 新入力変更検出部修正 E15: ベージカル登録 P.71: おしきい量入カバツフのスレスジョンルドレベルVITHDI. VITHDI実装 (車両側MCN93条件実装ができない場合の対応) P.76: フラグ入力カバツフのオープン状態をレベルVITHDI実装 (自己診断結果修正セレクタノード出力修正への対応) P.77, P.78: MIAH LEDドライバー-アクティオナ-修理→パラソフラー修理に変更 出し、マスクオフションで初期回路 (システム仕様変更への対応) P.78, P.79: 固定回路修正実装 P.80, P.81: シリコン基板データ未記載箇所の修理、アクリティブセンサ固定回路修正 P.81, P.82: 並行データ実装 P.83: ハーネス修理 P.84: 新規実装 P.85: 新規実装


RE001	Safety & Chassis Systems Eng. Dept.4	No. ABS-00-007	1/
Date: 05/29/2007	Version: 1.0	Author: DENSO CORPORATION	No. ABS-00-007

Safety & Chassis Systems Eng. Dept.4
All rights reserved by DENSO CORPORATION

DATE OF ISSUE

Exhibit A

APPLICATION
U.S. PATENT
FIG. 1 OF




第六章 / 賽馬文化研究 (上)

DENSICO CORPORATION

卷之三

本機はセーフモードで起動した場合に、USBメモリアスにより電位が上昇し、断電検出しきい値を越えた場合にフラグ(FS引)をセットしCPUを起動する。

コンペティション
フィルタコンペティションをはじめるためにCPAからチエック委嘱料を支払うことで
一定の販路網を構築以上を印加コンペティションの有無を競争出発点で差別化する。



項目	Mn	Ty6	Hex
監督由田所貯	1.3Ω	18Ω	5ΩΩ
監督由出荷回	-	5Ωms	10Ωns
リード接出東洋	SFR6Ω	7Ω	6ΩΩ
	SREF6Ω	18Ω	2ΩΩΩ
リード出荷回	-	10ΩsΩ	3ΩΩΩ
	-	4Ωms	1ΩΩΩs

図注1：図表1-1 リーク漏出所調査 内部漏出所調査(100%)と外付けコンデンサ(サブ33μF)の影響が大きい外付けコンデンサに露度の良いものを選択すれば最大漏出露度を抑制する。

図2-16 CPUによるデータの入出力処理してからSFFがセットされるまでの流れである。同時にリードは出荷時にCPUがセットされてからSFFがセットされてまでの流れである。かつCPUとしては直通タグユートド接続する事が発生する。

日本語訳出元を含むエクスポート機能とコンテンツアーカイブ中に各社が提出力の必要を認定することでピン留めを実現する。

コンテンツリーフラウド専門家

出力	SOUT1 [RCKC0=1]	SOUT2 [RCKC1=1]	SOUT3 [RCKC2=1]
出力端子	H	L	H
出力端子	L	H	L

スコアとチャレンジモード
Putからのお出でやスキル選択などで選ばれた車輪連出力をSCOUTから出力する。

選択肢	出力	チャネル
NSOUT1	NSOUT1	SOUTH
0	0	SOUTH
0	1	SOUTH
1	0	SOUTH
1	1	SOUTH

出力、データをCPUに送ることをCPUに知らせる。

(7)

DENSO CORPORATION
13, Showa-cho, Kita, Aichi 460-0001, Japan

1/24
PAGE 22/22 * RCV'D AT 5/29/2007 10:12:13 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-3/6 * DNIS:2738300 * CSID:7037079112 * DURATION (mm:ss):05:44
Fig. 3 of U.S. Pat. Apr. 2, 2002 + U.S. Pat. Apr.

